

S/N 09/652,430PATENTIN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Biswajit Sur et al.

Examiner: Andy Huynh

Serial No.: 09/652,430

Group Art Unit: 2818

Filed: August 31, 2000

Docket No.: 884.319US1

Title: ELECTRONIC ASSEMBLY COMPRISING SOLDERABLE THERMAL
INTERFACE (As Amended)

Customer No: 21186

Assignee: Intel Corporation

DECLARATION UNDER 37 C.F.R. § 1.131Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

This declaration is submitted under 37 C.F.R. §1.131 prior to any final rejection of U. S. Patent Application Serial Number 09/652,430 to establish invention of the subject matter of the rejected claims prior to September 30, 1999.

I, Biswajit Sur, do hereby declare:

1. I have been employed by Intel Corporation from prior to September 30, 1999 until the present. My current job title is Manager of Assembly and Packaging.
2. I am a co-inventor of the inventive subject matter of the present application as described, illustrated, and claimed therein.
3. Prior to September 30, 1999, the inventive subject matter that is described, illustrated, and claimed in corresponding claims of the present application was completed in the United States as evidenced by the following:
 - a. Prior to September 30, 1999, having earlier conceived the claimed subject matter in the United States with the co-inventors, I personally generated an Invention Disclosure, a copy of which is attached hereto as Exhibit A (7 pages). The "Invention Date" deleted from page 1 of Exhibit A is prior to September 30, 1999. Other sensitive information has been blocked out from Exhibit A.

DECLARATION UNDER 37 C.F.R. § 1.131

Serial Number: 09/652,430

Filing Date: August 31, 2000

Title: ELECTRONIC ASSEMBLY COMPRISING SOLDERABLE THERMAL INTERFACES (As Amended)

Assignee: Intel Corporation

Doc: 884,319US1 (INTL)

- b. Figure 1 of Exhibit A illustrates conceptually an integrated circuit die attached to an organic land grid array (OLGA) substrate with solder bumps. An integrated heat spreader (IHS) is attached to the back side of the die using a low melting point solder-based thermally conductive interface material, also referred to variously in Exhibit A as "thermal interface material", a "thermal attach", and a "thermal interface".
- c. Prior to September 30, 1999, I was personally involved in the construction of prototype integrated circuit packages utilizing a solder thermal interface technique, as described in Exhibit A. My responsibilities included the design, selection, and procurement of low melting point solder materials/alloys; plating of solderable metal layers on lids; defining a suitable and manufacturable process to form a reliable thermal interface between the integrated circuit device and the lid compatible with the package and circuitry; building and testing of prototypes; and analyzing the results.
- d. The results of four different low melting point solder alloys tested are shown in Table 2 of Exhibit A. These solder alloys (Cu_2, Cu_281, Cu_290, and Cu_4) correspond to the four solder alloys identified by the corresponding Indalloy numbers in Table 1 on page 9 of the present application.
- e. Prior to September 30, 1999, I generated a Powerpoint presentation entitled "Results from Experiments on Solder Alloy as Thermal Interface Material", which summarizes the results of experiments using a low melting point solder alloy as a thermally conductive interface material. Pages 1-4 of this Powerpoint file are attached hereto as Exhibit B (4 pages). The date deleted from the footer of Exhibit B is prior to September 30, 1999. Other sensitive information has been blocked out from Exhibit B.
- f. Exhibit B, page 2, describes forming successive layers of titanium (Ti), nickel-vanadium (Ni/V), and gold (Au) on the backside of a die; coating two different types of heat spreaders, one made of aluminum-silicon-carbide (AlSiC) and the other made of

DECLARATION UNDER 37 C.F.R. § 1.131

Serial Number: 09/632,430

Filing Date: August 31, 2000

Title: ELECTRONIC ASSEMBLY COMPRISING SOLDERABLE THERMAL INTERFACE (As Amended)

Assignee: Intel Corporation

Page
Doc: 586,319/US1 (INTE

copper (Cu), with nickel (Ni); and testing four different low melting point solder materials identified by Indalloy Numbers 281, 290, 2, and 4. Again, these solder alloys correspond to the four solder alloys identified by corresponding Indalloy numbers in Table 1 on page 9 of the present application, and they also correspond to the four solder alloys appearing in Table 2 of Exhibit A.


g. Exhibit B, page 3, describes various assembly details in forming prototype integrated circuit packages incorporating a low melting point solder alloy as a thermally conductive interface material.

h. Exhibit B, page 4, illustrates a graph of thermal resistance measurements for eight different prototypes integrated circuit packages incorporating a low melting point solder alloy as a thermally conductive interface material.

i. When I finished testing and evaluating the prototype integrated circuit packages believed that they worked satisfactorily for their intended purpose, i.e. to transfer heat from an integrated circuit through a low melting point solder-based thermal interface material to a lid or integrated heat spreader.

4. I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

Date: 9-11-2003


Biswajit Sur

DECLARATION UNDER 37 C.F.R. § 1.131

Serial Number: 09/632,430

Filing Date: August 31, 2000

Title: ELECTRONIC ASSEMBLY COMPRISING SOLDERABLE THERMAL INTERFACE (As Announced)

Assignee: Intel Corporation

Page
Doc: 684319US1 (INT)

BISWAJIT SUR ET AL.


By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
Attorneys for Intel Corporation

Date

9/12/2003

By



Walter W. Nielsen
Reg. No. 25,539

CERTIFICATE UNDER 37 C.F.R. 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Post Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, P.O. Box 1450, Alexandria, VA 2231450, on this ____ day of September, 2003.

Name

Signature

RECEIVED
CENTRAL PAY CENTER

~~UNCLASSIFIED~~INVENTION DISCLOSURE, Rev 1
Located at: <http://legal.intel.com>

LEGAL ID# _____ (legal dept. use only)

DATE: Invention Date _____

It is important to provide accurate and detailed information on this form (fill in ALL areas under inventor(s)). The information will be used to evaluate your invention for possible filing as a patent application. When completed, please return this form to Janice Boudien, Intel Legal Department at JF3-147. You can submit electronically if all of the information is electronic, including drawings and supervisor approval. If you have any questions regarding this form or to whom it should be forwarded, please call 503-264-0444.

Fill out the below and follow the instructions:

1. Field of the invention:
- Semiconductor Process: device and integration
 - Semiconductor Process + Equipment: thin films
 - Semiconductor Process + Equipment: etch/Al/ho
 - Circuit Design
 - Flash
 - Test
 - CON (Q&A)
 - ☒ Packaging
 - Board/Cartridge
 - Automation
 - Other

RECEIVED

PATENT DATABASE GROUP
INTEL LEGAL TEAM

2. Concise Title of Invention:

A low-melting soft solder thermal interface technique for organic flip-chip packages to dissipate a high power density.

3. Brief Description of Invention (please use only space provided and font #10 or larger. Write the Key Elements of the Invention):

The invention is: Technique of forming a high performance thermal interface using a low-melting soft solder alloy between the flipped die and the integrated heat spreader in an organic flip-chip package (also known as C4 OLGA). The proposed thermal interface will have a capability of dissipating a large power density. Quantitatively, this interface will provide a thermal resistance that is (at least) twice as good as compared to the best available polymeric thermal interface of today. The added advantage of this specific low-melting soft solder approach is that it is not expected to negatively degrade the package reliability.

Description:

Problem: Today's best available polymeric thermal interface materials (silver filled or aluminum filled) are capable of delivering a normalized thermal resistance of $0.4^{\circ}\text{C-cm}^2/\text{W}$ for a large die, and a target of $0.30^{\circ}\text{C-cm}^2/\text{W}$ is considered to be a stretch goal.

Solution: In order to break the thermal resistance barrier a high performance thermal interface is required. An inherent high thermal conductivity, and a proper bonding control are the two elements in achieving such a high performance interface. Using the proposed technique of this disclosure a low melting point soft solder alloy of high thermal conductivity can be used as the thermal interface. The proper adhesion and bonding control of the interface can be achieved by a proper selection of solderable interfaces, and process conditions.

Intel Confidential
TMGIDF.doc

Rev 1, 2/98

1

EXHIBIT A - Page 1

INTEL CONFIDENTIAL**4. Inventor(s):**

Name: Pranajit Sur **SSA** Empl.# **M/S**
 Phone: 408-765-2736 **408-653-6063** **BC12-504**
 Citizenship: India Supervisor Name: Kevin J. Haley Supervisor Phone: 408-765-4062 Supervisor M/S: BC12-504
 Group Name: IPD BUM Presenter: Steve Smith Inventor Signature: Pranajit Sur
 Division Name: ATD
 PTD CTM CR CTM
 STTD CON
 SMTD TCAD
 Other? MP3

Name: Nagesh Votrshali **SSA** Empl.# **M/S**
 Phone: 480-554-5691 **480-552-4001** **CH5-185**
 Citizenship: USA Supervisor Name: Rama Shukla Supervisor Phone: 408-765-0318 Supervisor M/S: FN2-85
 Group Name: TMG BUM Presenter: Ed So Inventor Signature: Nagesh Votrshali
 Division Name: ATD
 PTD CTM CR CTM
 STTD CON
 SMTD TCAD
 Other? MP3

Name: Jan Workman **SSA** Empl.# **M/S**
 Phone: (408) 653-6061 **(408) 765-7796** **FN2-35**
 Citizenship: USA Supervisor Name: Jim Hendrix Supervisor Phone: (408) 765-8860 Supervisor M/S: FN2-35
 Group Name: IPD BUM Presenter: Ed So Inventor Signature: Jan Workman
 Division Name: ATD
 PTD CTM CR CTM
 STTD CON
 SMTD TCAD
 Other? MP3

(PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR)

5. HAVE YOUR SUPERVISOR READ, DATE AND SIGN COMPLETED FORM (use first inventor's supervisor if multiple inventors)

DATE: 9/15/03SUPERVISOR NAME: Kevin Haley

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID.

Intel Confidential
TMGIDF.doc

Rev 1, 2/98

2

EXHIBIT A - Page 2

4. Inventor(s):

Name: Shawn D. Bur	Emp ID 800	Emp L 800	MR 8013-004
Phone: 408-785-8738	Fax: 408-688-8888	Supervisor Name: Kevin J. Haley	Supervisor Phone: 408-785-4882
Citizenship: USA	Supervisor Name: BLM President: Steve Smith	Inventor Signature: <i>Shawn D. Bur</i>	Supervisor MR: 8013-004
Group Name: STJ			
Division Name: ATD			
PTD: OTM, CR			
STTR: OCM			
STTD: TOAS			
Other? YES			

Name: Nagash Vaidyanath	Emp ID 800	Emp L 800	MR 046-108
Phone: 408-554-0501	Fax: 408-688-4081	Supervisor Name: Pamela Smith	Supervisor Phone: 408-785-8878
Citizenship: USA	Supervisor Name: BLM President: Steve Smith	Inventor Signature: <i>Nagash Vaidyanath</i>	Supervisor MR: 046-108
Group Name: TMS			
Division Name: ATD			
PTD: OTM, CR			
STTR: OCM			
STTD: TOAS			
Other?			

Name: Tim Westman	Emp ID 800	Emp L 800	MR P12-05
Phone: (408) 883-8851	Fax: (408) 785-7788	Supervisor Name: Jim Hendrix	Supervisor Phone: (408) 785-8880
Citizenship: USA	Supervisor Name: BLM President: Ed Gu	Inventor Signature:	Supervisor MR: P12-05
Group Name: California			
Division Name: ATD			
PTD: OTM, CR			
STTR: OCM			
STTD: TOAS			
Other?			

PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR

5. HAVE YOUR SUPERVISOR READ, DATE AND SIGN COMPLETED FORM (and find Inventor's supervisor if multiple inventors)

DATE: _____ SUPERVISOR NAME: _____

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE MEMORANDUM BE PAID.

Intel Confidential
TMGDR.doc

Rev 1, 2/98

2

EXHIBIT A - Page 3

TOTAL P. 82
P. 82

4. Investor(s):

NAME: Shirley Sue Phone: 408-785-0720 Citizenship: USA Group Name: J22 Division Name: RTD PTD: CYN OR STYD: CON DATE: YEAR CITY:	DOB: FAX: 408-684-0000 Supervisor Name: Kevin J. Mahoney SLM Presenter: Steve Smith	EMPL: Supervisor Phone: 408-785-4000 Investor Signature: <i>Shirley Sue</i>	MR: 6012-004 Supervisor MR: 6012-004
---	---	---	---

NAME: Nagasaki Yoshitaka Phone: 408-684-0000 Citizenship: USA Group Name: TIME Division Name: RTD PTD: CYN OR STYD: CON DATE: YEAR CITY:	DOB: FAX: 408-684-0000 Supervisor Name: Kevin J. Mahoney SLM Presenter:	EMPL: Supervisor Phone: 408-785-4000 Investor Signature:	MR: 6012-105 Supervisor MR: 6012-00
---	--	---	--

NAME: Tim Worsman Phone: 408-684-0000 Citizenship: USA Group Name: J22 Division Name: RTD PTD: CYN OR STYD: CON DATE: YEAR CITY:	DOB: FAX: 408-785-0720 Supervisor Name: Jim Mahoney SLM Presenter: Ed	EMPL: Supervisor Phone: 408-785-0000 Investor Signature: <i>Tim Worsman</i>	MR: 6012-00 Supervisor MR: 6012-00
---	--	---	---

PLEASE PRINT NAME, ADDRESS AND PHONE FOR EACH ADDITIONAL INVESTOR

1. NAME YOUR SUPERVISOR FIRST, LAST AND BORN COMPLETED FORM (see the Investor's supervisor if multiple investors)

DATE: _____ SUPERVISOR NAME: _____

BY THE SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND AGREE THAT THE NONDISCLOSURE IS PAID.

Not Confirmed
TAKEN: Joe

Rev 1, 2/98

2

TOTAL P. 02

TOTAL P. 02

EXHIBIT A - Page 4

INTEL CONFIDENTIAL

6. Has subject matter of present disclosure been disclosed or will it be disclosed outside Intel?
If yes, explain and give date: No. But outsiders can determine the technique by cross-sectioning a package. The earliest implementation of this technique in a package can be (Give expected tape out date if applicable):
7. Has the subject matter of present disclosure been published or will it be published outside of Intel?
If yes, explain and give date: Not planned currently.
8. Has a product using or manufactured using the present disclosure been sold or offered for sale?
If yes, explain and give date: If successful, will be used in future products. Earliest
9. Has this invention been conceived, or constructed during accomplishment of a government or third party contract? If yes, give contract name and number: N/A
10. Explain the problem being addressed by the invention:

This invention addresses the problem of:

Today's best available polymeric thermal interface materials (silver filled or aluminum filled) are capable of delivering a normalized thermal resistance of $0.4^{\circ}\text{C-cm}^2/\text{W}$ for a large die.

Moreover, many polymeric materials also produce inherent process artifacts, such as, resin separation, out-gassing, spreader to die delamination, pump-out, etc.

11. Explain current state of the art (i.e., how the problem is solved today):

Presently the problem described above is solved by:

A stretch goal of $0.3^{\circ}\text{C-cm}^2/\text{W}$ is anticipated today using a polymeric material as thermal interface of a large die, and any further improvement is assumed not achievable.

12. Explain technical advantages of the invention over current state of the art:

The technical advantage of this invention is:

The proposed utilization of a highly conductive solder alloy will provide a thermal resistance that is (at least) twice as good as compared to the best available polymeric thermal interface of today. Moreover, the utilization of a soft solder is to keep package and die level stresses low. The choice of a low-melting point is to attain a relatively lower processing temperature and thereby reducing warpage induced stress in the system. The above two conditions are intended to reduce total stress level in an OLGA2 package and thereby enhance the package reliability.

13. a. Is the invention experimentally verified? Yes.
b. Is the invention verified with simulation? No.
c. If neither a. or b. above, then you can get a patent on the concept, but please explain the technical basis to justify that your invention will work (use extra space if necessary):

Please check next section for experimental verification.

Intel Confidential
TMGIDF.doc

Rev 1, 2/98

3

EXHIBIT A - Page 5

14. Detailed Description of Invention (try to use only the space provided with font #10 or larger type. Refer to your drawings).




Figure 1. Schematic of an OLGA2 package showing the backside of die attached to IHS with the help of thermal interface material.

As a background, an OLGA2 package consists of a flip-chip silicon die attached to an organic land grid array (OLGA) substrate with the help of C4 bumps and an underfill epoxy. An integrated heat spreader (IHS) is attached to the backside of the flip-chip die for heat dissipation. A thermally conductive interface (which is the topic of this disclosure) is used to attach the IHS to the die. IHS is also attached to the substrate boundary with the help of a sealant for mechanical support. Various components of an OLGA2 package, including the thermal interface / thermal attach are schematically shown in Figure 1.

For forming a low-melting soft solder thermal interface the following four components are essential: 1) a solderable die backside, 2) a solderable IHS, 3) a suitable solder paste, and 4) a suitable process for forming a reliable interface. A procedure for achieving the above four is described in the following.

1) Firstly metal layers are required to be deposited on the backside of die (unpolished wafer) for solderability. The backside of an unpolished wafer is prepared with a 10 second sputter etch before the metal deposition/sputtering. The metal layer build-up is as follows: a 500Å layer of Ti on backside of the die, followed by a 5500Å layer of Ni/V, and finally a 500Å layer of Au. The sputtering parameters are similar to that used for POH C4 BLM processing (C4 BLM Ti, C4 BLM Ni/V, with the addition a gold layer with a P8 backside Au-parameters (except for shorter deposition time). Test wafers of 2C112M45 device were used for this test.

2) Solderability on IHS can be achieved with a presence of a suitable metal. Two types of IHS materials (Cu and AlSiC) were tried in this feasibility test. A 2 to 5 µm thick Ni layer with shiny finish was found suitable for attaining solderability on both the material types. Electroless Ni plating was done in a Nidex 787 bath, using a medium force solution.

3) Several different solder alloys (Bi or In alloy) were tried out and found suitable for this thermal interface application. All of them were off-the-shelf materials from Indalloy Corp, and were available in solder paste form. The solder paste consists of a no-clean flux vehicle and a 88% loading of the corresponding solder alloy. The solder compositions and relevant properties are given in the following Table 1.

Table 1. Compositions and relevant properties of the solder alloys used in this experiment.

Indalloy Number	Composition	Liquidus (°C)	Solidus (°C)	Thermal Conductivity (W/m°C)
281	58 Bi / 42 Sn	188	138	19
290	87 Sn / 13 Ag	163	143	73
9	88 Sn / 12 Pb / 0 Ag	184	140	48
6	100 In	157	NP	86

4) During assembly process the solder paste is first applied at backside of die, and then the sealant material is dispensed on the package boundary. The IHS is then placed, and IHS spring is attached to apply a 3 to 5 lbs of force. The units in a FOI carrier are then reflowed in N2 environment inside a horizontal BTU furnace for forming the solder joints. During reflow operation of each alloy, the maximum zone temperature in the furnace was maintained as 'liquidus + 30°C' and the time above liquidus was ~60 secs. Post solder join the sealant was cured in a conventional vertical oven.

15.

Drawings (use as many pages as needed)
(PLEASE DO NOT MAKE COLOR DRAWINGS)

Intel Confidential
TMGDF.doc

Rev 1, 2/98

4

EXHIBIT A - Page 6

INTEL CONFIDENTIAL**16. Key Supporting Data (1 page limit on separate page):**

The experimental feasibility of this technique is shown in the following figures. The thermal resistance data from 4 alloys were referred to by their numbers and by the type of spreaders (for example, Cu_2 means Cu spreader with Indalloy#2 combination). Only the data for Cu 4HS is demonstrated here.

Figure 2. Comparison of thermal interface resistance ($^{\circ}\text{C}\cdot\text{cm}^2/\text{W}$) between all the alloys tested and the present plan of record material. Data shown are for the center sensor (RTD3) for a 2C112L die (884x904 mils)





Table 2. Mean and standard deviations of thermal resistance at die center for all legs tested.

Mean and Std Deviations				
Label	Number	Mean	Std Dev	Std Err Mean
Cu_2	7	0.160	0.011	0.004
Cu_2B1	7	0.166	0.010	0.004
Cu_2B2	7	0.165	0.009	0.003
Cu_4	7	0.285	0.026	0.010
Cu_4B1	15	0.348	0.022	0.008

Figure 3. Thermal resistance for all the temperature sensors for all the legs (only 1 unit per leg shown). RTD3 and 9 are at center, RTD1, 2, 8, and 10 are at corners, and RTD4, 5, 6, and 7 are off-centered in the die.



From above figures and table 2 it is clear that the proposed solder thermal interface technique outperformed the present POR interface, both statistically and technically, by a vast margin (Fig. 1 and Table 2). This improvement is noticed uniformly all across the die, as can be seen for all the sensors (Fig. 3). It is to be also noted that, without any process optimization, this proof of concept test already showed about a 2X improvement in thermal performance.

Results from Experiment on Solder Alloy as Thermal Interface Material

B. Sur, T. Workman

EXHIBIT B - Page 1

Intel Confidential

B. Sur

Page 1

Build Details

- 2C112L device was used for this investigation
- Metal was sputtered on backside of die (wafer) for solderability
 - Wafers did not have any backside polishing step
 - Metal sputtering on backside at D2: 500Å Ti + 3500Å Ni/V + 600Å Au
- AlSiC (CPS) spreaders were coated with Ni plating
 - Ni plating (electroless) at a Santa Clara shop
- Cu (Shinko) spreaders had POR Ni coating
- Four (4) 'off-the-shelf' solder pastes used as thermal interface material
 - Solder paste supplier: Indium Corporation of America

Indalloy Number	Composition	Liquidus (°C)	Solidus (°C)	Thermal Conductivity (W/m-°C)
281	58 Bi / 42 Sn	138	138	19
290	97 In / 3 Ag	143	143	73
2	80 In / 15 Pb /	154	149	43
4	100 In	157	MP	86

EXHIBIT B - Page 2

Intel Confidential

B. Sur

Page 2

Build Details (Contd.)

- IHS Assembly Details:
 - 1) Solder paste manually applied at backside of die
 - 2) Sealant dispensed on package
 - 3) Spreader placed using manual SPM and template
 - 4) IHS springs attached
 - IHS spring used:
 - 5) Reflowed in chip-join BTU furnace for solder joint of thermal interface
 - Belt speed:
 - Temperatures:
 - Environment:
 - 6) Cured

EXHIBIT B - Page 3


Intel Confidential

B. Sur

Page 3

Tic max for all the Units

- Thermal resistance is normalized for die area ($^{\circ}\text{C-cm}^2/\text{W}$)
- Only theta_jc_max of every unit was considered in the following plot



Summary:

- Results show proof-of-concept that 'solder' thermal interface can give a very low thermal resistance. For example: $(\text{lot}_{\mu+3} \cdot \text{lot}_{\sigma})$ for $(\text{Cu} + \text{Alloy290}) = 0.199^{\circ}\text{C-cm}^2/\text{W}$

EXHIBIT B - Page 4

Intel Confidential

B. Sur

Page 4